




---

## 2. 간단한 디지털 회로 시뮬레이션 하기







**Place Part** [X]

Part:  
7400

Part

- 7400
- 7401
- 7402
- 7403
- 7404
- 7405
- 7406
- 7407
- 7408
- 7409
- 7410
- 74100

Libraries:

- 7400
- ANALOG
- Design Cache

Graphic

- Normal
- Convert



Packaging



Parts per Pkg: 4



Part: A




Type: Homogeneous

OK  
Cancel  
Add Library...  
Remove Library  
Part Search...  
Filter...  
Help











IS

File Edit View Place Macro PSpice Accessories Options Window Help

- Part... Shift+P
- Parameterized Part...
- Database Part Shift+Z
- Wire Shift+W
- Bus Shift+B
- Junction Shift+J
- Bus Entry Shift+E
- Net Alias... Shift+N
- Power... Shift+F
- Ground... Shift+G
- Off-Page Connector...**
- Hierarchical Block...
- Hierarchical Port...
- Hierarchical Pin...
- No Connect Shift+X

---

- Title Block...
- Bookmark...

---

- Text... Shift+T

Stim1



1 : PAGE1)

DSTM1  
B1JUN



Impleme



DSTM2  
B1JUN



Impleme

















**New Stimulus** [X]

Name:

Analog


- EXP (exponential)
- PULSE
- PWL (piecewise linear)
- SEFM (single-frequency FM)
- SIN (sinusoidal)

Digital

- Clock
- Signal
- Bus Width:

Initial Value:

OK Cancel





**Clock Attributes** [X]

Name: In1

Specify by:

Frequency and duty cycle

**Period and on time**


Period (sec) 20ms



On time (sec) 10ms

Initial value 0 ▾

Time delay (sec) 0

OK Cancel Apply







**New Stimulus** [X]

Name: In2

Analog


- EXP (exponential)
- PULSE
- PwL (piecewise linear)
- SFFM (single-frequency FM)
- SIN (sinusoidal)

Digital

- Clock
- Signal
- Bus Width:

Initial Value:

OK Cancel







**Clock Attributes** [X]

Name: In2

Specify by:

Frequency and duty cycle

Period and on time


Period (sec) 40ms



On time (sec) 20ms



Initial value 0 ▾



Time delay (sec) 0



OK Cancel Apply

































**Place Net Alias** ✖



Alias:

Color:

Rotation:  
 0°     90°     180°     270°

Font:  
        Arial 7 (default)








**Place Net Alias** [X]



Alias:



Color:

Rotation:  
 0°  90°  180°  270°

Font:  
  Arial 7 (default)









**New Simulation** ✕

Name:  Create

Inherit From:  ... Cancel

Root Schematic: SCHEMATIC1

